Designed for wireless and multimedia processing in single- and multi-processor systems, ADRES (architecture for dynamically reconfigurable embedded systems) is positioned as building block for future 4G devices. Through XML template, designers can create ADRES processor instance best suited for their applications. Current architecture is designed to support 600 Mbps 802.11n on 2 cores with total power use of 220 mW, using 40 nm technology.
This story is related to the following:Computer Hardware and PeripheralsSearch for suppliers of:
I/O Processors
Click Here to read the entire article...